





Status	Jî Name Q	$\downarrow\uparrow$ Total Submissions	$\downarrow\uparrow$ Last Submission Status	$\downarrow \uparrow$ Last Submission Date
	C01 - Hello World	98	0	1/22/2025, 11:35:36 PM
	C02 - Sum	17	0	1/22/2025, 4:59:45 PM
	C03 - Even Odd	20	0	1/22/2025, 8:33:26 PM
	C04 - Largest	14	0	1/22/2025, 8:49:55 PM
	C05 - Multiplication	11	0	1/22/2025, 8:03:14 PM
	C06 - Factorial	14	0	1/22/2025, 8:33:28 PM
	C07 - Reverse	11	0	1/22/2025, 7:30:28 PM
	C08 - Vowels	3	0	1/21/2025, 10:42:54 PM
	C09 - Primes	3	0	1/21/2025, 11:00:43 PM
	C10 - Sort	5	0	1/21/2025, 11:46:08 PM
	C11 - Pointers	6	0	1/22/2025, 11:15:16 AM
	C12 - Matrix	5	0	1/22/2025, 4:48:44 PM
	C++01 - Calculator	6	0	1/22/2025, 5:50:36 PM
	C++02 - Stats	7	0	1/22/2025, 7:19:05 PM
	C++03 - Bank	2	0	1/17/2025, 10:43:49 AM
	HW1: Memory Allocations/deallocations and Avoiding Resource Leaks	17	⊘	1/22/2025, 7:49:41 PM




















































# CS370: Operating Systems


## Dept. Of Computer Science, Colorado State University






Lo	gical view of the Processor, Cores, and Caches
	L1 Cache L2 Cache L3 Cache L3 Cache
25	L1: Typically in the order of 16 KB L2, L3: Typically in the order of MBs


Caching is a powerful concept used elsewhere too. Let's see when ... (1) Large resource can be divided into pieces (2) Some pieces used more heavily than others (3) Some pieces used more heavily than others (4) OS caching examples: (5) Pieces of heavily used files in main memory (6) Reduce disk accesses (7) Conversion of file names to disk addresses (7) Addresses of Web pages (URLs) as hosts (7) Processors, Memory Hierarchy & Kernels 12.28








#### CS370: Operating Systems


Dept. Of Computer Science, Colorado State University















acteristics ive to the (		devices & their sp	peed
ltem	time	Scaled time in human terms (2 billion times slower)	
Processor cycle	0.5 ns (2 GHz)	1 second	
Cache access	1 ns (1 GHz)	2 seconds	
Memory access	70 ns	140 seconds	
Context switch	5,000 ns (5 µs)	167 minutes	
Disk access	7,000,000 ns (7 ms)	162 days	
Quantum	100,000,000 ns (100 ms)	6.3 years	
STATE UNIVERSITY	Professor: SHRIDEEP PALLICKARA COMPUTER SCIENCE DEPART	PROCESSORS, MEMORY HIERARCHY MENT	& KERNELS L2.34






Since caches have limited size, cache management is critical							
	Level	1	2	3	4		
	Name	registers	cache	Main memory	Disk Storage		
	Typical Size	< 1 KB	< 16 MB	< 64 GB	> 1 TB		
	Implementation Technology	Custom memory, CMOS	On/off chip CMOS SRAM	CMOS DRAM	Magnetic disk		
	Access times	0.25 ns	0.5-25 ns	80-250 ns	> 5 ms		
	Bandwidth (MB/sec)	20,000 - 100,000	5000-10,000	1000-5000	80-300		
	Managed by	compiler	hardware	OS	OS		
	Backed by	cache	Main memory	Disk	CD/Tape	KERNELS L2.37	











# CS370: Operating Systems


Dept. Of Computer Science, Colorado State University















45



































## CS370: Operating Systems

Dept. Of Computer Science, Colorado State University

