






Pipeline Performance							
• 1 • 2	00ps for re 00ps for o	e for stag egister rea ther stage pelined d	d or write s	with sing	jle-cycle	datapath	
Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time	
LDUR	200ps	100 ps	200ps	200ps	100 ps	800ps	
STUR	200ps	100 ps	200ps	200ps		700ps	
R-format	200ps	100 ps	200ps		100 ps	600ps	
CBZ	200ps	100 ps	200ps			500ps	
LDUR = LD STUR = ST R-format = ADD, AND CBZ = BRz							
M<					Chapter 4 —	The Processor -	











































Stall on Branch							
 Wait until branch outcome de before fetching next instruction 							
Program execution Time 200 400 600 800 10 order 1 1 1	000 1200 1400						
ADD X4, X5, X6 Instruction Reg ALU Data access Reg							
CBZ X1,40 Instruction Reg ALU Data access	Reg						
ORR X7, X8, X9 + 400 ps Instruction Reg	ALU Data access Reg						
M< ch	apter 4 — The Processor — 1						







Chapter 4 — The Processor

