


# LC3 Instruction Diagrams

# NOT (Register)




Assembly Ex:  
NOT R3, R2

*Note: Src and Dst  
could be the same register.*

# ADD/AND (Register)

*this zero means "register mode"*




Assembly Ex:  
Add R3, R1, R3

# ADD/AND (Immediate)

this one means "immediate mode"





*Note: Immediate field is sign-extended.*




# LD (PC-Relative)

Assembly Ex:  
LD R1, Label1




# ST (PC-Relative)

Assembly Ex:  
ST R1, Label2




# LDI (Indirect)

Assembly Ex:  
LDI R4, Adr



# STI (Indirect)



Assembly Ex:  
STI R4, Adr






# LDR (Base+Offset)

Assembly Ex:  
LDR R4, R1, #1




# STR (Base+Offset)

Assembly Ex:  
STR R4, R1, #1





# LEA (Immediate)



Assembly Ex:  
LEA R1, Lab1

# BR (PC-Relative)




What happens if bits [11:9] are all zero? All one?



# JMP (Register)

Jump is an unconditional branch -- always taken.

- Target address is the contents of a register.
- Allows any target address.




# TRAP





NOTE: PC has already been incremented during instruction fetch stage.

# JSR



NOTE: PC has already been incremented during instruction fetch stage.

# JSRR



NOTE: PC has already been incremented during instruction fetch stage.