

Midterm 2 Review Chapters 4-16 LC-3

ISA

You will be allowed to use the one page summary.

LC-3 Overview: Instruction Set

Opcodes


- 15 opcodes
- Operate instructions: ADD, AND, NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear condition codes, based on result:
 - > N = negative, Z = zero, P = positive (> 0)

Data Types

16-bit 2's complement integer


Addressing Modes


- How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: PC-relative, indirect, base+offset



Assembly Ex: LD R1, Label1

LD (PC-Relative)





Load and Store instructions

LD 0 0 1 0 Dst PCoffset9

Example: LD R1, Label1

R1 is loaded from memory location labelled Label1

LDI 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PCoffset9

Example: LDI R1, Label1

R1 is loaded from address found at location Label1

LDR 0 1 1 0 Dst Base offset6


Example: LDR R1, R4, #1


R1 is loaded from address pointed by R4 with offset 1.

Store instructions use the same addressing modes, except the register contents are written to a memory location.

Assembly Ex: ST R1, Label2


ST (PC-Relative)





LEA (Immediate)





Assembly Ex:

LEA R1, Lab1

Used to initialize a pointer.


Condition Codes

LC-3 has three condition code registers:

- N -- negative
- Z -- zero
- P -- positive (greater than zero)
- Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)


Exactly one will be set at all times

Based on the last instruction that altered a register



Assembly Ex: BRz, Label

Count characters in a "file": Flow Chart



Count characters in a "file": Code

```
.ORIG x3000
    AND
            R2,R2,#0
                        ; R2 is counter, initialize to 0
     LD
           R3,PTR
                       ; R3 is pointer to characters
     TRAP x23
                      ; R0 gets character input
     LDR
           R1,R3,#0
                        ; R1 gets the next character
 Test character for end of file
TEST ADD
            R4,R1,#-4 ; Test for EOT
           OUTPUT ; If done, prepare the output
     BRz
 Test character for match. If a match, increment count.
    NOT
            R1,R1
    ADD
            R1,R1,R0; If match, R1 = xFFFF
                       ; If match, R1 = x0000
    NOT
            R1,R1
            GETCHAR
                         ; no match, do not increment
     BRnp
            R2,R2,#1
    ADD
```

```
: Get next character from the file
GETCHAR ADD
                R3,R3,#1
                             ; Increment the pointer
     LDR
            R1,R3,#0; R1 gets the next character to
test
     BRnzp TEST
; Output the count.
OUTPUT LD
               R0,ASCII
                           ; Load the ASCII template
     ADD
            R0,R0,R2 ; Convert binary to ASCII
                       ; ASCII code in R0 is displayed
     TRAP
            x21
     TRAP
            x25
                       ; Halt machine
; Storage for pointer and ASCII template
ASCII .FILL x0030
PTR
      .FILL x3015
     .END
```

Assembler Directives

Pseudo-operations

- do not refer to operations executed by program
- used by assembler
- look like instruction, but "opcode" starts with dot

Opcode	Operand	Meaning
.ORIG	address	starting address of program
. END		end of program
.BLKW	n	allocate n words of storage
.FILL	n	allocate one word, initialize with value n
STRINGZ	n-character string	allocate n+1 locations, initialize w/characters and null terminator

Trap Codes

LC-3 assembler provides "pseudo-instructions" for each trap code, so you don't have to remember them.

Code	Equivalent	Description
HALT	TRAP x25	Halt execution and print message to console.
IN	TRAP x23	Print prompt on console, read (and echo) one character from keybd. Character stored in R0[7:0].
OUT	TRAP x21	Write one character (in R0[7:0]) to console.
GETC	TRAP x20	Read one character from keyboard. Character stored in R0[7:0].
PUTS	TRAP x22	Write null-terminated string to console. Address of string is in R0.

```
.ORIG x3000
                AND
                                 R2, R2, #0; init counter
                LD
                       R3, PTR ; R3 pointer to chars
                GETC
                                ; RO gets char input
                LDR
                       R1, R3, #0; R1 gets first char
TEST
                ADD
                       R4, R1, #-4; Test for EOT
                BRz
                      OUTPUT ; done?
;Test character for match, if so increment count.
                NOT R1, R1
                ADD R1, R1, R0; If match, R1 = xFFFF
                NOT R1, R1; If match, R1 = \times0000
                BRnp GETCHAR ; No match, no increment
                ADD R2, R2, #1
; Get next character from file.
GETCHAR
                ADD R3, R3, #1; Point to next cha.
                LDR R1, R3, #0; R1 gets next char
                BRnzp TEST
; Output the count.
OUTPUT
                     RO, ASCII; Load ASCII template
                ADD RO, RO, R2; Covert binary to ASCII
                OUT
                             ; ASCII code is displayed
                HALT
                             : Halt machine
; Storage for pointer and ASCII template
ASCII
                                      .FILL
                                                                  x0030
PTR
                                      .FILL
                                                                  x4000
                                      .END
```

Count Characters Symbol Table:fill yourself

Symbol	Address	
TEST	x3004	
GETCHAR	x300B	
OUTPUT		
ASCII		
PTR	x3013	

Practice

Symbol ptr: x3013, LD is at x3002

Offset needed: x11- x01

Using the symbol table constructed earlie translate these statements into LC-3 mack

language.

Statement			Mac	hine La	nguage	
LD	R3,PTR	0010	011	0 0001 0	000	
ADD	R4,R1,#-4					
LDR	R1,R3,#0					
BRnp	GETCHAR	0000	101	0 0000 00	01	

Memory

$2^k \times m$ array of stored bits

Address

unique (k-bit) identifier of location

Contents

m-bit value stored in location


Basic Operations:

LOAD

read a value from a memory location

STORE

write a value to a memory location



TRAP Instruction

TRAP 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 trapvect8

Trap vector

- identifies which system call to invoke
- 8-bit index into table of service routine addresses
 - \triangleright in LC-3, this table is stored in memory at $0\times0000 0\times00FF$
 - > 8-bit trap vector is zero-extended into 16-bit memory address

Where to go

lookup starting address from table; place in PC

How to get back

save address of next instruction (current PC) in R7

RET (JMP R7)


How do we transfer control back to instruction following the TRAP?

We saved old PC in R7.

- JMP R7 gets us back to the user program at the right spot.
- LC-3 assembly language lets us use RET (return) in place of "JMP R7".

Must make sure that service routine does not change R7, or we won't know where to return.

TRAP Mechanism Operation



TRAP Routines and their Assembler Names

vector	symbol	routine	
x 20	GETC	read a single character (no echo)	
x 21	OUT	output a character to the monitor	
x 22	PUTS	write a string to the console	
x 23	IN	print prompt to console, read and echo character from keyboard	
x 25	HALT	halt the program	

Example: Using the TRAP Instruction

```
ORIG ×3000
                  R2, TERM; Load negative ASCII '7'
            LD
                  R3, ASCII ; Load ASCII difference
            LD
            TRAP x23
                                ; input character
AGAIN
            ADD R1, R2, R0; Test for terminate
            BRZ EXIT
                                ; Exit if done
            ADD R0, R0, R3; Change to lowercase
            TRAP x21
                                ; Output to monitor...
                                ; ... again and again...
            BRnzp
                   AGAIN
            FILL xFFC9
TERM
                                ; -'7'
            .FILL x0020
                                ; lowercase bit
ASCII
            TRAP \times 25
EXIT
                                ; halt
             .END
```

Example: Output Service Routine

```
.ORIG x0430 ; syscall address
           ST R7, Save R7 & R1
           ST R1, SaveR1
  ---- Write character
           LDI R1, DSR ; get status
TryWrite
           BRzp TryWrite ; look for bit 15 on
           STI RO, DDR ; write char
WriteIt
: ---- Return from TRAP
       LD R1, SaveR1 ; restore R1 & R7
Return
           LD R7, SaveR7
                            ; back to user
           RET
           .FILL xF3FC
DSR
                                       stored in table,
DDR
           .FILL xF3FF
SaveR1
           .FILL 0
                                        location x21
SaveR7
           FILL 0
           . END
```

JSR Instruction

```
JSR 0 1 0 0 1 PCoffset11
```

Jumps to a location (like a branch but unconditional), and saves current PC (addr of next instruction) in R7.

- saving the return address is called "linking"
- target address is PC-relative (PC + Sext(IR[10:0]))
- bit 11 specifies addressing mode
 - > if =1, PC-relative: target address = PC + Sext(IR[10:0])
 - > if =0, register: target address = contents of register IR[8:6]

Example: Negate the value in R0

```
2sComp NOT R0, R0 ; flip bits
ADD R0, R0, #1 ; add one
RET ; return to caller
```

To call from a program (within 1024 instructions):


```
; need to compute R4 = R1 - R3
ADD R0, R3, #0 ; copy R3 to R0
    JSR 2sComp ; negate
ADD R4, R1, R0 ; add to R1
...
```

Note: Caller should save R0 if we'll need it later!

Stack

Memory Usage

- Instructions are stored in code segment
- Global data is stored in data segment
- Local variables, including arryas, uses stack
- Dynamically allocated memory uses heap



- Code segment is write protected
- Initialized and uninitialized globals
- Stack size is usually limited
- Stack generally grows from higher to lower addresses.

Basic Push and Pop Code

For our implementation, stack grows downward (when item added, TOS moves closer to 0)

Push R0


```
ADD R6, R6, #-1; decrement stack ptr
STR R0, R6, #0; store data (R0)
```

Pop R0

```
LDR R0, R6, #0 ; load data from TOS
ADD R6, R6, #1 ; decrement stack ptr
```

Sometimes a Pop only adjusts the SP.

Run-Time Stack



Activation Record

Lower addresses û

```
int NoName(int a, int b)
{
  int w, x, y;
  .
  .
  return y;
  bookke
}
```

	у
	X
R5 →	W
	dynamic link
kkeeping	return address
	return value
	а
	b

Name	Туре	Offset	Scope
a	int	4	NoName
b	int	5	NoName
w	int	0	NoName
x	int	-1	NoName
y	int	-2	NoName


Compiler generated Symbol table. Offset relative to FP R5

locals

args

Example Function Call

```
int Volta(int q, int r)
  int k;
  int m;
  return k;
int Watt(int a)
  int w;
  w = Volta(w, 10);
  return w;
```



Note: Caller needs to know number and type of arguments, doesn't know about local variables.

Starting the Callee Function ; leave space for return value new R6 → m ADD R6, R6, #-1 new R5 k ; push return address dyn link xFCFB ADD R6, R6, #-1 ret addr x3100 STR R7, R6, #0 ret val ; push dyn link (caller's frame ptr) R6-25 q ADD R6, R6, #-1 10 STR R5, R6, #0 R5 -W 25 ; set new frame pointer dyn link ADD R5, R6, #-1 ret addr ; allocate space for locals ret val ADD R6, R6, #-2 а xFD00

Ending the Callee Function return k; R6-**-**43 m R5 k 217 dyn link **xFCFB** ; copy k into return value ret addr x3100 LDR R0, R5, #0 new R6 ret val 217 STR R0, R5, #3 25 q ; pop local variables 10 ADD R6, R5, #1 new R5 — 25 W ; pop dynamic link (into R5) dyn link LDR R5, R6, #0 * ret addr ADD R6, R6, #1 ret val ; pop return addr (into R7) а LDR R7, R6, #0 xFD00 ADD R6, R6, #1 ; return control to caller RET


```
Resuming the Caller Function
w = Volta(w, 10);
JSR Volta
                                       R6 -
                                                      ret val
                                              217
; load return value (top of stack)
                                               25
                                                        q
LDR R0, R6, #0
                                   new R6
                                               10
; perform assignment
                                       R5 -
                                                        W
                                              217
                                                      dyn link
STR R0, R5, #0
; pop return value
                                                      ret addr
ADD R6, R6, #1
                                                      ret val
; pop arguments
                                                        а
ADD R6, R6, #2
                                      xFD00
```

Input/Output

Input from Keyboard

When a character is typed:


- its ASCII code is placed in bits [7:0] of KBDR (bits [15:8] are always zero)
- the "ready bit" (KBSR[15]) is set to one
- keyboard is disabled -- any typed characters will be ignored



When KBDR is read:

- KBSR[15] is set to zero
- keyboard is enabled

Basic Input Routine



POLL LDI R0, KBSRPtr
BRzp POLL
LDI R0, KBDRPtr


...

KBSRPtr .FILL xFE00
KBDRPtr .FILL xFE02

Output to Monitor

When Monitor is ready to display another character:


the "ready bit" (DSR[15]) is set to one



When data is written to Display Data Register:

- DSR[15] is set to zero
- character in DDR[7:0] is displayed
- any other character data written to DDR is ignored (while DSR[15] is zero)

Basic Output Routine



POLL LDI R1, DSRPtr
BRzp POLL
STI R0, DDRPtr

...


DSRPtr .FILL xFE04
DDRPtr .FILL xFE06

Keyboard Echo Routine

Usually, input character is also printed to screen.

 User gets feedback on character typed and knows its ok to type the next character.


POLL1	LDI	R0,	KBSRPtr					
	BRzp	POL	L1					
	LDI	RO,	KBDRPtr					
POLL2	LDI	R1,	DSRPtr					
	BRzp	POL	L2					
	STI	RO,	DDRPtr					
	• • •							
KBSRPtr	.FIL	L xF	E00					
KBDRPtr	.FIL	L xF	E02					
DSRPtr	.FIL	L xF	E04					
DDRPtr	.FIL	L xF	E06					



Output to Monitor

When Monitor is ready to display another character:

the "ready bit" (DSR[15]) is set to one



When data is written to Display Data Register:


- DSR[15] is set to zero
- character in DDR[7:0] is displayed
- any other character data written to DDR is ignored (while DSR[15] is zero)

Keyboard Echo Routine

Usually, input character is also printed to screen.

 User gets feedback on character typed and knows its ok to type the next character.

POLL1	LDI	R0,	KBSRPtr					
	BRzp	POL	L1					
	LDI	RO,	KBDRPtr					
POLL2	LDI	R1,	DSRPtr					
	BRzp	POL	L2					
	STI	RO,	DDRPtr					
	• • •							
KBSRPtr	.FIL	L xF	E00					
KBDRPtr	.FIL	L xF	E02					
DSRPtr	.FIL	L xF	E04					
DDRPtr	.FIL	L xF	E06					



Interrupt-Driven I/O

External device can:

- (1) Force currently executing program to stop;
- (2) Have the processor satisfy the device's needs; and
- (3) Resume the stopped program as if nothing happened.

Why?

- Polling consumes a lot of cycles, especially for rare events – these cycles can be used for more computation.
- Example: Process previous input while collecting current input. (See Example 8.1 in text.)


Interrupt-Driven I/O

To implement an interrupt mechanism, we need:

- A way for the I/O device to signal the CPU that an interesting event has occurred.
- A way for the CPU to test whether the interrupt signal is set and whether its priority is higher than the current program.

Generating Signal

- Software sets "interrupt enable" bit in device register.
- When ready bit is set and IE bit is set, interrupt is signaled.



Priority

Every instruction executes at a stated level of urgency.


LC-3: 8 priority levels (PL0-PL7)

- Example:
 - ➤ Payroll program runs at PL0.
 - > Nuclear power correction program runs at PL6.
- It's OK for PL6 device to interrupt PL0 program, but not the other way around.

Priority encoder selects highest-priority device, compares to current processor priority level, and generates interrupt signal if appropriate.

Testing for Interrupt Signal

CPU looks at signal between STORE and FETCH phases. If not set, continues with next instruction. If set, transfers control to interrupt service routine.



Returning from Interrupt

Special instruction – RTI – that restores state.

- 1. Pop PC from supervisor stack. (PC = M[R6]; R6 = R6 + 1)
- 2. Pop PSR from supervisor stack. (PSR = M[R6]; R6 = R6 + 1)
- 3. If PSR[15] = 1, R6 = Saved.USP.

 (If going back to user mode, need to restore User Stack Pointer.)

RTI is a privileged instruction.

- Can only be executed in Supervisor Mode.
- If executed in User Mode, causes an <u>exception</u>.
 (More about that later.)

Interrupt-Driven I/O (Part 2)

Interrupts were introduced in Chapter 8.

- 1. External device signals need to be serviced.
- 2. Processor saves state and starts service routine.
- 3. When finished, processor restores state and resumes program.

Interrupt is an **unscripted subroutine call**, triggered by an external event.

Chapter 8 didn't explain how (2) and (3) occur, because it involves a stack.

Now, we're ready...

Processor State

What state is needed to completely capture the state of a running process?

Processor Status Register

Privilege [15], Priority Level [10:8], Condition Codes [2:0]

_15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P						\mathtt{PL}							N	Z	P

Program Counter


Pointer to next instruction to be executed.

Registers

All temporary state of the process that's not stored in memory.

Direct Memory Access Structure

high-speed I/O devices
Device controller transfers
blocks of data from buffer
storage directly to main
memory without CPU
intervention
Only one interrupt is
generated per block




Example: LC-3 Code

```
; i is 1st local (offset 0), ptr is 2nd (offset -1)
: i = 4;
      AND R0, R0, #0 ; clear R0
      ADD R0, R0, #4 ; put 4 in R0
      STR R0, R5, #0 ; store in i
; ptr = &i;
      ADD R0, R5, #0 ; R0 = R5 + 0 (addr of i)
      STR R0, R5, \#-1; store in ptr
; *ptr = *ptr + 1;
      LDR R0, R5, \#-1; R0 = ptr
      LDR R1, R0, #0
                           ; load contents (*ptr)
      ADD R1, R1, #1; add one
            R1, R0, #0 ; store result where R0 points
      STR
```

Microarchitecture

LC-3 Data Path Revisited

Filled arrow
= info to be processed.
Unfilled arrow
= control signal.



Registers

Every register is connected to some inputs and has a special "load" signal.

- If load signal is 1 at the next clock tick the input is stored into the register
- Otherwise, no change in register contents

```
(LD.PC & (PCMux = 10)) ? PC \leftarrow PC+1
```

In terms of simple RTN notation

```
Cycle 2: PC \leftarrow PC+1
```

Which assumes that during Cycle2 LD.PC & (PCMux = 10) is true.

Sometimes the condition is not specified, if it is implied.

How does the LC-3 fetch an instruction?

```
MAR \leftarrow PC
                                          PC \leftarrow PC + 1
                                                     Decode
                                         MDR \leftarrow M[MAR]
                                                     IR[15:12]
                                           IR \leftarrow MDR
# Transfer the PC into MAR
Cycle 1: MAR ← PC
                                           # LD.MAR, GatePC
# Read memory; increment PC
Cycle 2: MDR ← Mem[MAR]; PC ← PC+1 # LD.MDR, MDR.SEL,
                                               MEM.EN, LD.PC, PCMUX
# Transfer MDR into IR
Cycle 3: IR ← MDR
                                        # LD.IR, GateMDR
```