$\qquad$ Date: $\qquad$

## CS270 Homework Assignment 2 (HW2)

Due Thursday, Sept 19 (start of class)
Homework assignments are to be done individually.

## Goals

To understand transistor basics, logic gates (NOT, NAND, NOR), DeMorgan's Law, decoders, multiplexers, and combinational logic. This assignment requires the use of a logic simulator called Logisim, which will be explained in class and practiced in the recitation. The Logisim web page, tutorial, and software is linked to the class web page. You may also be able to download it to your own machine, but your assignments will be graded on the department machines, so be sure that they work on the version in the department.

## The Assignment

Question 1 ( 10 points): A transistor is a device where the voltage on the gate controls a "switch" between the drain and source. Fill in the table below that specifies the transistor state ("open" or "closed") based on the type of the transistor (n-type or p-type) and the voltage at the gate.


Question 2 (30 points): The following question concerns series-parallel circuits described in the lecture. The material is not covered in the book, so please study the class notes and/or come to office hours. Consider the n-type network in the circuit below.


Fill up the truth table below [ 10 pts ] under the following assumptions:

1. Whenever there is a path from the output to ground, the output is 0
2. For all other combinations, assume that somehow, the output will "automagically" become 1 .

| A | B | C | D | T1 | T2 | T3 | T4 | T5 | Out |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | open |  |  |  |  |  |
| 0 | 0 | 0 | 1 | open |  |  |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 |  | closed | closed |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |  |  |  |
| 1 | 0 | 0 | 0 |  |  |  |  |  |  |
| 1 | 0 | 0 | 1 |  |  |  |  |  |  |
| 1 | 0 | 1 | 0 |  |  |  |  |  |  |
| 1 | 0 | 1 | 1 |  |  |  |  |  |  |
| 1 | 1 | 0 | 0 |  |  |  |  |  |  |
| 1 | 1 | 0 | 1 |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  |

Now draw the p-type complementary circuit will connect the output to Vdd (2.9V) [10 pts].

Does your complete circuit provide a simultaneous path from 2.9 V to ground for any input combination? If so, which one(s)? [4 pts]

Is there some input combination for which the output is "floating" (i.e., connected to neither of 2.9 V or ground)? [4 pts]

Based in this, is this a well-designed circuit? ? [2 pt]

## Question 3 (10 points):

Wikipedia describes De Morgan's laws (http://en.wikipedia.org/wiki/De_Morgan\'s_laws):
In formal logic, De Morgan's laws are rules relating the logical operators "and" and "or" in terms of each other via negation, namely:

$$
\begin{aligned}
& \text { NOT }(P \text { OR Q })=(\text { NOT P) AND }(\text { NOT Q }) \\
& \text { NOT }(P A N D Q)=(N O T P) \text { OR }(N O T Q)
\end{aligned}
$$

Fill in the truth table below that summarizes the first law shown above.

| $P$ | $\boldsymbol{Q}$ | $\boldsymbol{P}$ OR Q | NOT(P OR Q) | NOT P | NOT Q | (NOT P) AND (NOT Q) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  |  |  | 1 |  |
| 0 | 1 | 1 |  |  |  |  |
| 1 | 0 |  |  | 0 |  |  |
| 1 | 1 |  |  |  |  | 0 |

Question 4 (15 points): Design a 4-input, 1-output multiplexer using Logisim, and turn in a schematic (design the circuit and print out the circuit, and attach that printout). Also, fill in the truth table below.

| InputA | InputB | InputC | InputD | Select1 | Select0 | Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\boldsymbol{x}$ | $\boldsymbol{x}$ | $\boldsymbol{x}$ | 0 | 0 | 0 |
| 1 | $x$ | $\boldsymbol{x}$ | $x$ | 0 | 0 |  |
| $\boldsymbol{x}$ | 0 | $\boldsymbol{x}$ | $\boldsymbol{x}$ | 0 | 1 |  |
| $\boldsymbol{x}$ | 1 | $\boldsymbol{x}$ | $x$ | 0 | 1 |  |
| $\boldsymbol{x}$ | $\boldsymbol{x}$ | 0 | $\boldsymbol{x}$ | 1 | 0 |  |
| $x$ | $x$ | 1 | $\boldsymbol{x}$ | 1 | 0 |  |
| $\boldsymbol{x}$ | $\boldsymbol{x}$ | $x$ | 0 | 1 | 1 |  |
| $\boldsymbol{x}$ | $\boldsymbol{x}$ | $\boldsymbol{x}$ | 1 | 1 | 1 |  |

Question 5 (20 points): This problem asks you to design an exclusive or (XOR) gate using complementary CMOS transistors in a series-parallel circuit.

First, show the desired truth table of the gate [5pts]

| $A$ | $B$ | Output |
| :---: | :---: | :---: |
| 0 | 1 | 0 |
| 1 | 0 |  |
| 0 | 1 |  |
| 1 | 1 |  |

Next, show draw a p-type series parallel circuit such that it provides a closed path from 2.9 V to the output exactly for the desired input combinations. Make sure that you label the gates of the transistors with the appropriate signal (A, A-bar, B or B-bar) [6pts]. Then, show the complement of this circuit by using the rules to complement a series parallel circuit [ 6 pts ] and finally, put the two together to show the complete gate (make sure that you include the inverters if needed to produce the signals A-bar and B -bar as needed) [3pts].

Question 6 ( 25 points): Fill in the truth table for the following combinational circuit. The inputs are A, B , and C , and the outputs are $\mathrm{P}, \mathrm{Q}, \mathrm{R}, \mathrm{S}$ and T .


| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{C}$ | $\boldsymbol{P}$ | $\boldsymbol{Q}$ | $\boldsymbol{R}$ | $\boldsymbol{S}$ | $\boldsymbol{T}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  |  |  |  |  |
| 0 | 0 | 1 |  | 0 |  |  |  |
| 0 | 1 | 0 | 0 |  |  |  | 0 |
| 0 | 1 | 1 |  |  |  |  |  |
| 1 | 0 | 0 |  |  | 0 |  |  |
| 1 | 0 | 1 |  |  |  |  |  |
| 1 | 1 | 0 |  |  |  |  |  |
| 1 | 1 | 1 |  |  |  | 1 |  |

Now apply De-Morgan's laws to change the part of the circuit that is in the red oval, design the modified circuit in Logisim and turn in the schematic (print it out and attach the sheet, and its new truth table.


## Submission Instructions

All homework assignments must be handed in at the beginning of class on the due date. Logisim can save circuits as .gif pictures, please submit a picture for each circuit. After printing your circuits, you can cut and paste to this document, or attach to the back with a label showing the question number.

## Late Policy

Late assignments will be accepted up to 24 hours past the due date and time, with a penalty of $10 \%$ Late submissions should be made via RamCT, or by delivering the paper copy to the CS front desk where they will timestamp the submission.

