melange:schedule:fall2016
Table of Contents
Schedule : Fall 2016
This is the tentative schedule of Mélange group for the Fall 2016 semester.
Mélange
Purpose: Recent research paper study and discussion from the Reading pool
Meet time & Place : Tuesdays 9:00 AM - 10:00 AM @ CSB 305
| WEEK | DATE | TOPIC | PRESENTER |
|---|---|---|---|
| 1 | 08/23/2016 | Semester Plan | Sanjay Rajopadhye |
| 2 | 08/30/2016 | No Meeting | |
| 3 | 09/06/2016 |
| Sanjay Rajopadhye |
| 4 | 09/13/2016 | No Meeting | |
| 5 | 09/20/2016 | Manuscript e-mailed by Sanjay | Sanjay Rajopadhye |
| 6 | 09/27/2016 | No Meeting | |
| 7 | 10/04/2016 |
| Daniel Ball |
| 8 | 10/11/2016 | No Meeting | |
| 9 | 10/18/2016 | Simplifying Reductions | Sanjay Rajopadhye |
| 10 | 10/25/2016 | Simplifying Reductions | Sanjay Rajopadhye |
| 11 | 11/01/2016 | Research Exam-Practice Talk | Nirmal Prajapati |
| 12 | 11/08/2016 | No meeting | |
| 13 | 11/15/2016 | No meeting | |
| 14 | 11/22/2016 | Fall Break | |
| 15 | 11/29/2016 |
| Besan Radwan |
Reading Pool
Publications
2016
- Prashant Singh Rawat, Changwan Hong, Mahesh Ravishankar, Vinod Grover, Louis-Noel Pouchet, Atlanas Rountev, P.Sadayappan, Resource Conscious Reuse-Driven Tiling for GPUs, 2016
- Mengyao Jin, Haohuan Fu, Zihong Lv, Guangwen Yang, Libra: an automated code generation and tuning framework for register-limited stencils on GPUs, 2016
- Somashekaracharya G., Bhaskaracharya, Uday Bondhugula, Albert Cohen, Automatic Storage Optimization for Arrays, 2016
- Prashant Singh Rawat, Changwan Hong, Mahesh Ravishankar, Vinod Grover, Louis-Noel Pouchet, Atlanas Rountev, P.Sadayappan, Effective resource management for enhancing performance of 2D and 3D stencils on GPUs, 2016
- Michael A. Bender, Erik D. Demaine, Roozbeh Ebrahimi, Jeremy T. Fineman, Rob Johnson, Andrea Lincoln, Jayson Lynch, Samuel McCauley, Cache-Adaptive Analysis, 2016
- Somashekaracharya G. Bhaskaracharya, Uday Bondhugula, Albert Cohen, SMO: An Integrated Approach to Intra-array and Inter-array Storage Optimization, 2016
- Hao Zhou, Jingling Xue, Exploiting mixed SIMD parallelism by reducing data reorganization overhead, 2016
2015
- P. Chatarasi, J. Shirako, V. Sarkar, Polyhedral Optimizations of Explicitly Parallel Programs, 2015
- V. Porpodas, T. M. Jones, Throttling Automatic Vectorization: When Less is More, 2015
- Tobias Grosser, Sven Verdoolaege, Albert Cohen, Polyhedral AST Generation Is More Than Scanning Polyhedra, 2015
- Irshad Pananilath, Aravind Acharya, Vinay Vasista, Uday Bondhugula, An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations, 2015
- Protonu Basu, Mary Hall, Samuel Williams, Compiler-Directed Transformation for Higher-Order Stencils, 2015
- Torsten Hoefler, Roberto Belli, Scientific Benchmarking of Parallel Computing Systems: Twelve Ways to Tell the Masses when Reporting Performance Results, 2015
2014
- Sanyam Mehta, Pei-Hung Lin, Pen-Chung Yew, Revisiting loop fusion in the polyhedral framework, 2014
- Kevin Stock, Martin Kong, Tobias Grosser, Louis-Noel Pouchet, Fabrice Rastello, J.Ramanujam, P.Sadayappan, A framework for enhancing data reuse via associative reordering, 2014
2013
- Roshan Dathathri, Ravi Teja Mullapudi, Uday Bondhugula, Compiling Affine Loop Nests for a Dynamic Scheduling Runtime on Shared and Distributed Memory, 2013
- Jithin Jose, Mingzhe Li, Xiaoyi Lu, Krishna Chaitanya Kandalla, Mark Daniel Arnold, Dhabaleswar K.(DK)Panda, SR-IOV Support for Virtualization on InfiniBand Clusters: Early Experience, 2013
2011
- Louis-Noel Pouchet, Uday Bondhugula, Cedric Bastoul, Albert Cohen, J.Ramanujam, P.Sadayappan, Nicolas Vasilache, Loop transformations: convexity, pruning and optimization, 2011
2001
- Siddhartha Chatterjee, Erin Parker, Philip J. Hanlon, Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, 2001
melange/schedule/fall2016.txt · Last modified: 2017/01/18 23:30 by swetha
Except where otherwise noted, content on this wiki is licensed under the following license: Public Domain
